




Prior Art







ck initialize evaluate initialize in initial

Fig 10A




Fig 10B




Fig 10C









Fig 10D






































Fig 24A







Fig 24B







```
/* initialize */
n=8;
a[n] = 1;
for (k=1; k< n; k++)
a[k]=0;
for (i=0; i<n; ++i) /* i = clock tick */
if (out = 0)
a[n-i-1] = 1;
else {
a[n-i] = 0;
if (i < n - 1)
a[n-i-1] = 1;
}
/* addition result is in array a[n] */
```











Prior Art





DELAY (pSEC)	Select		200	E21	X1.15
	Add	Compare	1120	516	X2.17
S T O E	Select		28	108	X0.54
TRANSISTOR	Add	Compare	5215	22	X95
- R	Select.		200	300	99 0X
POWER (µW)	Add	Compare	2000	100	X20
			Conventional	SeeSaw	Gain Factor

